 |
 |
| Topologies for an addressable VCSEL array chip include (a) a column addressable chip with stripes of emitters, multiple anode bond-pads and a backside cathode (c) a matrix addressable chip with anode bond-pads for each column and cathode bond-pads for each row. Corresponding schematics are shown respectively in (b) and (d). Images: Lumentum. |
| © 2024 SPIE Europe |
|
