 |
 |
| From top left: 9.5 nm random logic structure (19 nm pitch) after pattern transfer; random vias with a 30 nm center-to-center distance with excellent pattern fidelity and critical dimension unity; 2D features at a P22 nm pitch exhibited outstanding performance; and integration of the storage node landing pad with the bit line periphery for DRAM. All images: imec / ASML. |
| © 2024 SPIE Europe |
|
